


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.028		
Q _g (Max.) (nC)	95			
Q _{gs} (nC)	27			
Q _{gd} (nC)	46			
Configuration	Single			



FEATURES

- Dynamic dV/dt Rating
- · Isolated Central Mounting Hole
- 175 °C Operating Temperature
- · Fast Switching
- · Ease of Paralleling
- · Simple Drive Requirements
- Lead (Pb)-free Available





The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because its isolated mounting hole. It also provides greater creepage distances between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP044PbF
Lead (Fb)-liee	SiHFP044-E3
SnPb	IRFP044
SILD	SiHFP044

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 20		
Continuous Drain Current	V at 10 V	V_{GS} at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$	I _D	57	A	
	V _{GS} at 10 V	T _C = 100 °C		40		
Pulsed Drain Current ^a			I _{DM}	230		
Linear Derating Factor				1.2	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	53	mJ	
Maximum Power Dissipation	T _C = 25 °C		P_{D}	180	W	
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L = 19 μ H, R_G = 25 Ω , I_{AS} = 57 A (see fig. 12).
- c. $I_{SD} \le 52$ A, $dI/dt \le 250$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFP044, SiHFP044

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	40		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	0.83		

PARAMETER	SYMBOL	vise noted TEST	MIN.	TYP.	MAX.	UNIT	
Static						1	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		60	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J		Reference to 25 °C, $I_D = 1$ mA		0.060	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	-	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$		_	4.0	V
Gate-Source Leakage	I _{GSS}	$V_{GS} = \pm 20 \text{ V}$		2.0	_	± 100	nA
	-400	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$		_	_	25	μΑ
Zero Gate Voltage Drain Current	I_{DSS}		V _{DS} = 60 V, V _{GS} = 0 V V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C		_	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 34 \text{ Ab}$	-	_	0.028	Ω
Forward Transconductance	9fs	$V_{\rm RS} = 10 \text{ V}$ $I_{\rm D} = 34 \text{ A}^{\rm b}$		17	_	-	S
Dynamic	915	105 =	<u> </u>			L	
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		_	2500	I -	pF
Output Capacitance	C _{oss}			-	1200	-	
Reverse Transfer Capacitance	C _{rss}			-	200	-	
Total Gate Charge	Qg			-	-	95	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{DS} = 10 \text{ V}$ $I_D = 52 \text{ A}, V_{DS} = 48 \text{ V}$		-	27	nC
Gate-Drain Charge	Q _{gd}	see fig. 6 and 13 ^b	-	-	46		
Turn-On Delay Time	t _{d(on)}			-	19	-	
Rise Time	t _r	$V_{DD} = 30 \text{ V}, I_D = 52 \text{ A},$ $R_G = 9.1 \Omega, R_D = 0.56, \text{ see fig. } 10^b$		-	120	-	ns
Turn-Off Delay Time	t _{d(off)}			-	55	-	
Fall Time	t _f			-	86	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	
Internal Source Inductance	L _S			-	13	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	57	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	230	A
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, \ I_S = 58 \text{A}, \ V_{GS} = 0 \text{V}^{\text{b}}$		-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 152 A, dl/dt = 100 A/μs ^b		-	140	300	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.2	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn	on is dor	minated b	y L _S and	L _D)	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C




Fig. 3 - Typical Transfer Characteristics





Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix





 $\label{eq:VDS} V_{DS}, \, Drain-to\text{-}Source \,\, Voltage \,\, (volts)$ Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage



 $Q_G, \, \text{Total Gate Charge (nC)} \\ \text{Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage} \\$



V_{DS}, Drain-to-Source Voltage (volts) Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix








Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91197.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com